web analytics
RED Semiconductor

News | Achievements | Insights

Luke Leighton, RED Semiconductor founder, becomes a voting member of the OpenPOWER Foundation Instruction Set Architecture Technical Working Group

Luke Leighton, RED Semiconductor founder, becomes a voting member of the OpenPOWER Foundation Instruction Set Architecture Technical Working Group

RED Semiconductor is pleased to announce that its Technical Director Luke Leighton has been elected to represent the company as a voting member of the OpenPOWER Foundation’s ISA TWG (Instruction Set Architecture Technical Working Group). The role of the ISA TWG is to solicit proposals and Requests for Change (RFCs), review them, and publish approved additions to the POWER ISA specification. Working closely with IBM Luke will determine whether contributions are compatible so that on approval IBM may commit specific architectural resources to the contribution.

Leighton said, “I’m delighted that I was approached by the OpenPOWER Foundation to undertake this responsibility. I have spent time as a contributor to the ISA, and have helped refine the processes for RFCs with my own vector extension work. It is a privilege to support current and future members of the OPF in making their own contributions to the POWER ISA”.

James Lewis, RED Semiconductor’s CEO added, “This is professional recognition by IBM and the OPF of the expertise and deep understanding of the POWER ISA that Luke has developed while he has been creating the Vector+1 vectorisation acceleration techniques that we are using in RED’s Secure Applications Processor chip programme. As a semiconductor start-up developing algorithm acceleration processor cores, the stability of the POWER ISA delivered by OPF and IBM underpinning Luke’s inventiveness gives us a powerful competitive advantage.”

For more details of the OpenPOWER Foundation Instruction Set Architecture Technical Working Group click here:  https://openpowerfoundation.org/groups/isa/

About RED Semiconductor

RED Semiconductor’s mission is to develop and deliver a new class of microprocessor chip set optimised for vector instructions that enable complex computational routines to be performed in fewer clock cycles, with smaller binaries, and consuming less power than any existing microprocessor of comparable capability. The company is based in the United Kingdom and was formed in 2021.

Share article

LinkedIn

Recent posts

Follow us

Post archives